In this paper, we report a detailed study of the negative capacitance field effect transistor (NCFET). We present the condition for the stabilization of the negative capacitance to achieve the voltage amplification across the active layer. The theory is based on Landauʼs theory of ferroelectrics combined with the surface potential model in all regimes of operation. We demonstrate the validity of the presented theory on experimental NCFETs using a gate stack made of P(VDF-TrFE) and SiO 2 . The proposed analytical modeling shows good agreement with experimental data.
Introduction
Salahuddin suggested that the ferroelectric transistor could provide a new mechanism to amplify the surface potential above the gate voltage due to the negative capacitance effect [1, 2] . Several experiments showed proof of negative capacitance in ferroelectric materials [3, 4] . Recent studies propose a non-hysteretic behavior of negative capacitance FET with a subthreshold slope less than 30 mV/dec, but the device is only in the simulation state [5] . Recently ferroelectric transistors were reported with under-thermal characteristics that presented [6] both hysteretic and non-hysteretic negative capacitance behaviors [7] [8] [9] . The difference between the reported devices and the transistor proposed by Salahuddin [1]  is the insertion of a linear dielectric as a buffer layer due to the diffusion of the ferroelectric into the silicon [10] . We should clarify that the surface potential enhancement due to the ferroelectric's negative capacitance effect is entirely different from the amplifying effect on the tunneling current through the gate oxide as a result of the presence of a ferroelectric layer in tunneling read-only memory devices [11] [12] [13] . The ferroelectric stability condition to obtain the negative capacitance effect for this kind of device has not previously been reported. This work describes the physical explanation of the stability condition, setting its boundaries based on the electrical and physical properties of the materials. The condition is obtained based on the basic Maxwell [14] charge equations and Tsividis model of the MOS transistor [15] . The stated stability condition is then validated with measurements on fabricated devices that illustrated voltage amplification and hysteresis at the same time. Based on the presented theory, a complete set of equations is reported to design a negative capacitance transistor.
Theoretical condition to obtain negative capacitance
In this section, we demonstrate the analytical modeling of the metal-ferroelectric-oxide-silicon field effect transistor and derive the theoretical condition for the occurrence of negative capacitance. The device is schematically depicted in figure 1 , where the gate dielectric of a conventional MOSFET is replaced by a stack of a linear and ferroelectric dielectric. Each layer can be defined as a single capacitor so that the entire gate stack can be considered as an in-series combination of capacitors (figure 1). The ferroelectric layer has been considered ideal, and the formation of the dead layer at the interface with the electrode is neglected in our calculations [16] . Regarding the equivalent circuit that is depicted in figure 2 ,
where V g is the gate voltage, V Fe and V ox are the voltage drop over ferroelectric and linear dielectrics and s y is the silicon surface potential. We will consider the case that there are no trapped charges on the SiO PVDF 2 -interface [13] . Thus, the electric displacement is conserved [17] , which can be expressed as: where D Fe and D ox are the displacements of the ferroelectric and oxide respectively, E Fe and E ox are the electric field inside the ferroelectric and oxide thin films, P is the ferroelectric polarization, t Fe and t ox are the ferroelectric and oxide thicknesses, k ox is the relative permittivity of the oxide, and 0  is the vacuum permittivity. By substituting the voltage drop across the linear oxide from equation (1), the ferroelectric polarization can be calculated as follows: 
represents the charge stability of the system in a certain gate voltage. In order for the negative capacitance to occur, the slope of the charge line that is defined by equation (3) must be smaller than the negative slope of the ferroelectric polarization as presented in figure 2 .
In the case of figure 2(a), the charge line intersects the polarization at only one point, and the entire system is stable, contrary to the case of figure 2(b) where the charge line intersects the polarization curve at three points, resulting in instability and hysteresis. Hence, for the stable operation of a negative capacitance device, the slope of the Δ must be smaller than the negative slope of the ferroelectric polarization.
In order to calculate the slope of the charge line, we must express the surface potential with respect to the ferroelectric voltage. Due to the fact that the surface potential cannot be expressed mainly by a unique compact analytical expression in all regions of operation, we study the MOS transistor in different regions. We start with strong inversion; the surface potential in strong inversion has an almost constant value of 2 6 The condition for the negative capacitance is fulfilled. In (b), the condition for negative capacitance does not appear, and we encounter hysteresis [15] .
line can be stated as
The slope of the charge line at a gate voltage that sets the transistor in the strong inversion will be
In the case of weak inversion, the surface potential can be approximated by a linear function [17] . The slope of the surface potential with reference to the gate voltage can be calculated as
where γ is the body factor. The surface potential varies from F f to 2 F f in the weak inversion region. Therefore, the n does not vary greatly, and we can approximate it by an average surface potential value. Thus, we will have an average slope at 3 2
With this approximation, the surface potential has a linear dependence on the gate voltage. Returning to equation (3), 
Equation (9) describes the charge line for an NC-MOS transistor that is biased in weak inversion. The slope of the charge line can be expressed as
This last result shows that the slope of the charge line is not constant regarding the gate voltage which means the slope of the charge line is influenced by the slope of the surface potential. The slope of the charge line decreases as the n 1 parameter increases, implying that having a steep slope transistor is constituted as an advantage in achieving negative capacitance. The n 1 parameter depends on the fabrication criteria.
In depletion, the surface potential cannot be approximated by a linear function and the charge line becomes a second-degree equation. Again, the important factor is the slope of the parabola. To have continuity, the slope of the charge line that depends on the gate voltage must be continuous and monotonic. Thus, we can state that the charge line slope is high in the depletion region, lowers gradually in weak inversion, and increases again in the inversion region.
As previously mentioned, to have a successful negative capacitance MOSFET, the slope of the charge line must be smaller than the negative slope of the polarization ( figure 2) . Next we will calculate the negative part of the ferroelectric S-shape polarization. The S-shape hysteresis is defined according to Landau's theory [18] :
where 0 a and B T ( ) are material parameters, T c is the ferroelectric Curie temperature and T is the temperature. In order to calculate the negative slope of the polarization, we will consider the first order approximation in this region. The polarization has a value near zero in the negative capacitance zone which allows us to neglect the P 3 term compared with the first order term,
Hence, the derivation of the ferroelectric polarization in the negative region is:
We can state theoretically that the negative capacitance appears only in weak inversion where the slope of the charge line is minimum. Therefore, we report the mathematical condition to obtain the negative capacitance effect in metalferroelectric-oxide-semiconductor FETs,
, and n is presented in equation (7) . With this algorithm, we have given a complete set of equation to design a negative capacitance ferroelectric MOS transistor. The following parameters (t ox , t Fe , N A , 0 a , T c , and ox  ) should be considered for a successful design.
The slope of the charge line in an NC-FET varies with the gate voltage. In the case that the slope of the charge line and the negative slope of the ferroelectric polarization are close, the stability of the system is not consistent for all gate voltages. Once the slope of the charge line attains the ferroelectric polarization slope, the system reaches equilibrium and the negative capacitance effect appears. Further increasing the gate voltage leads the system to instability as the slope of the charge line exceeds the slope of the ferroelectric polarization. The variation of this slope and the possibility of obtaining hysteresis and the negative capacitance effect is qualitatively demonstrated in figure 3 . It can be seen that devices with a larger surface potential derivative (subthreshold slope closer to 60 mV/dec) have a larger zone where the negative capacitance effect can be observed.
The obtained gain of the Fe-FET can be also calculated based on the negative slope of the polarization ( P E d d Fe ) and the subthreshold slope of the series MOS transistor under the ferroelectric layer (considering the Fe-FET as a ferroelectric capacitor in series with a conventional MOSFET) [19] . The amplification effect of the ferroelectric depends on the 0 a parameter, high amplification corresponds to low 0 a . In addition to amplification, the negative capacitance stability also depends on this parameter, higher 0 a corresponds to the wider zone of negative capacitance. The condition of the stability highly depends on the ferroelectric material properties and the electrical characteristic of the corresponding MOS transistor. This could be the main reason that many trials for measuring negative capacitance had failed [20] .
Experimental verification
We have verified the stated condition in our fabricated devices [7] .The gate stack is composed of P VDF TrFE ( ) -70:30 and a thin layer of SiO 2 . Between these two insulators, a layer of Al was introduced to provide access to the internal contact. A thin layer of Al O 2 3 was formed during Al deposition. The TEM image of the gate cross section is demonstrated in figure 4 . The polarization curve and its derivative regarding the ferroelectric field are presented in figure 5 . The Al O 2 3 layer was taken into consideration for the polarization extraction. The polarization-voltage hysteresis in figure 5 is slightly different compared to other experimental results reported in the literature [21] . Usually, the P-E diagram of a ferroelectric capacitor is symmetric [21] while the polarization hysteresis loop of a ferroelectric field effect transistor has an S-like behavior only in one branch of the hysteresis [22] where the negative capacitance condition is fulfilled, as shown in figure 5 .
Next, the slope of the PVDF S-shape polarization will be calculated. The by the ferroelectric material for the system to achieve the stability as stated in equation (14) .
These results prove the stated theory in this paper accurately. Even if the threshold of the ferroelectric does not cover the whole area of negative capacitance, one can observe that it covers the zone where the system is stable. After this limit, noise starts prevailing, and the system exits the stability regime.
We have stated that the slope of the charge line is changing according to the derivative of the surface potential regarding the internal potential. The surface potential was extracted based on the Tsividis model, and its derivative is plotted in figure 7 . Figure 7 shows that the slope of the charge line lowers significantly, if the derivative of the surface potential exceeds a certain value. In our case, this value is 0.723. A better MOS with a subthreshold slope closer to the 60 mV/dec thermal limit has a derivation of the surface potential closer to 1. The surface potential derivative closer to 1 means that the negative capacitance zone is extended and providing amplification over multiple decades of the current.
Another question that arises is why we have not obtained the negative slope of the polarization also on the other side of the hysteresis. The ferroelectric material must be polarized at a certain value to have a stable system. Here, we cannot sufficiently polarize the ferroelectric due to the thin oxide that results from exploring the minor loops of the ferroelectric. An inconvenience of this fact is that the ferroelectric polarization curve can shift between two successive measurements because of the remaining dipoles that are already polarized from the previous measurement. One can observe the asymmetry of the polarization curve towards the negative side.
Conclusions
In this paper, a negative capacitance condition for a metalferroelectric-oxide-semiconductor FET was presented. The Negative capacitance area where the system reaches stability. This graph illustrates the condition from equation (14) applied to the measured device. The continuous line ( P E ¶ ¶ ) is the measured value, and the dotted line is the theoretical threshold limit calculated from the literature data, equation (16) , in order to achieve negative capacitance. We can observe that above this threshold, the measurement starts to go into the instability regime and the ferroelectric pops off the negative capacitance regime. The surface potential derivative with respect to the internal potential. The highlighted zone corresponds to the points where we have obtained negative capacitance. We can clearly observe that the points that correspond to the negative slope of the polarization belong to the area where the derivative of the surface potential has a value higher than 0.723. Better fabricated MOS transistors with a higher derivative of the surface potential with respect to the internal voltage will result in a wider area of negative capacitance effect.
theory was based on a physical model using basic Maxwell's equations and the Tsividis model for an MOS transistor. The condition was verified on measured Fe-FETs, which presented negative capacitance together with hysteresis. The devices were fabricated with an organic ferroelectric where we could observe voltage amplification, and we found an excellent agreement with the presented theory. A complete set of equations was presented to design a negative capacitance transistor.
